In the sub 0.25 micron regime, IC feature sizes become smaller than the wavelength of light used for silicon exposure. Resultant light distortions create patterns on silicon that are substantially different from a GDSII layout. Although light distortions have traditionally not affected the design flow, the techniques used to control these distortions have a potential impact on the design flow that is as formidable as the recently addressed Deep Sub-Micron transition. This session will discuss the design implications arising from techniques used to control sub-wavelength lithography. It will begin with an embedded tutorial on subwavelength mask design techniques and their resultant effect on the IC design process. The panel will then debate the extent of the resulting impact on IC performance, design flow, and CAD tools.
Y. C. Pati, Numerical Technologies, Santa Clara, CA
In the subwavelength era below 0.25 micron, two critical technologies are being adopted for by IC manufacturers: phaseshifting and optical proximity correction. Combined, these techniques enable the reliable design and manufacture of IC's with feature sizes half the wavelength of light. They offer the potential for substantial speed, power and area benefits. Because they are implemented through software models, the cost and time to realize these benefits is substantially smaller than equipment upgrades.
Unlike past manufacturing innovations, the successful use of these two technologies is predicated on a changed relationship between the IC design and manufacturing flows. With these subwavelength technologies, the IC layout, the mask and the end silicon look substantially different. Current rule-based process models are inadequate to describe the effects. A new method for creating process models for design and verification is critical to the industry's use and adoption of subwavelength design techniques.
Warren Grobman -Motorola, Austin, TX
Subwavelength optical lithography changes the process of releasing a physical layout for mask creation and final manufacturing. Before 1996, mask release from design to manufacturing was a simple, raw design-data mapping.
In late 1996 and into 1997, features on leading edge designs began to approach subwavelength. Manufacturers began adopting Optical Proximity Correction (OPC) to compensate for near wavelength effects. OPC offers the first step to a new paradigm; design shapes are changed at the mask level, and no longer match layout.
In 1998, and for the foreseeable future, leading edge designs are in subwavelength. Phase-shifting technology is a necessity to produce the next generation of IC's. Phase-shifting adds a leap in performance but also new complexity to design manipulation during the release process. Silicon shapes no longer replicate physical design. In order to ensure that the desired physical design will correlate with both the mask and the end silicon, new checking and verification tools are required throughout the design to manufacturing process.
Robert Pack, Cadence Design Systems, San Jose, CA
Continual reduction in IC feature size is driven by competitive requirements for cost reduction and product performance. However, fundamental DSM-era process effects limit the precision with which the ideal IC layout can be transferred to the silicon product. Critical circuit features are distorted due to process-dependent proximity errors. The effect of these errors is compounded by the extreme aspect ratios of interconnects which have not been scaled similarly due to requirements for performance and reliability.
These DSM fabrication factors are responsible for performance and yield reduction, signal integrity degradation, as well as reduced predictive capability of EDA design and verification tools. These factors challenge the implicit assumptions of EDA tools ---that the layout is precisely printed on the silicon product, and that it is a sufficient representation of the physical circuit adequate for predicting the eventual product performance.
Fortunately, process proximity effect distortion can be mitigated by advanced mask techniques; new advanced EDA physical design and verification tools will be used to achieve this productive and cost-effective end.
Lance Glasser, KLA-Tencor, San Jose, CA Subwavelength lithography will be a fact of life for the next decade. The wavefront engineering needed to make subwavelength lithography work guarantees that mask geometries will look little like either design geometries or wafer patterns. There is a many to one mapping between possible mask geometries and their corresponding ideal wafer pattern. Creating effective mask designs and then validating their correctness and manufacturability, including inspectability, will be a key challenge for the next ten years.
Kenneth V. Rousseau -Synopsys, Mountain View, CA
No advance statement submitted.
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